

SI65R380QS2

650V 0.38Ω N-channel MOSFET


■ Description

SI65R380QS2 is power MOSFET using Ellison Semi advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of low EMI to designers as well as low switching loss.

■ Key Parameters

Parameter	Value	Unit
$V_{DS} @ T_{j, max}$	700	V
$R_{DS(on), max}$	0.38	Ω
$V_{GS(th), typ}$	3	V
I_D	11.6	A
Q_g, typ	20.6	nC

■ Package & Internal Circuit



■ Features

- Low power loss by high speed switching and low on-resistance
- 100% avalanche tested
- Green package – Pb-free plating, Halogen-free

■ Applications

- PFC power supply stages
- Switching applications
- Adapter

■ Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
SI65R380QS2	SI65R380	-55 ~ 150°C	DFN8x8-3L	3000	Compliant

■ Absolute Maximum Rating ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – source voltage	V_{DSS}	650	V	
Gate – source voltage	V_{GSS}	± 30	V	
Continuous drain current	I_D	11.6	A	$T_C = 25^\circ\text{C}$
		8.7	A	$T_C = 100^\circ\text{C}$
Pulsed drain current ⁽¹⁾	I_{DM}	31.8	A	
Power dissipation	P_D	30.5	W	
Single - pulse avalanche energy	E_{AS}	215	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽²⁾	dv/dt	15	V/ns	
Storage temperature	T_{stg}	-55 ~150	$^\circ\text{C}$	
Maximum operating junction temperature	T_j	150	$^\circ\text{C}$	

1) Pulse width t_P limited by $T_{j,max}$.

2) $I_{SD} \leq I_D$, $V_{DS\ peak} \leq V_{(BR)DSS}$.

■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R_{thjc}	2.5	$^\circ\text{C/W}$
Thermal resistance, junction-ambient max	R_{thja}	75	$^\circ\text{C/W}$

■ Static Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – source breakdown voltage	$V_{(BR)DSS}$	650	-	-	V	$V_{GS} = 0V, I_D = 250\mu A$
Gate threshold voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS} = 650V, V_{GS} = 0V$
Gate leakage current	I_{GSS}	-	-	100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$
Drain-source on state resistance	$R_{DS(ON)}$	-	0.34	0.38	Ω	$V_{GS} = 10V, I_D = 3.2A$

■ Dynamic Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input capacitance	C_{iss}	-	763	-	pF	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz$
Output capacitance	C_{oss}	-	896	-		
Reverse transfer capacitance	C_{rss}	-	38.7	-		
Effective output capacitance energy related ⁽³⁾	$C_{o(er)}$	-	23.7	-		$V_{DS} = 0V \text{ to } 520V, V_{GS} = 0V, f = 1.0MHz$
Turn on delay time	$t_{d(on)}$	-	19	-	ns	$V_{GS} = 10V, R_G = 25\Omega, V_{DS} = 325V, I_D = 10.6A$
Rise time	t_r	-	38	-		
Turn off delay time	$t_{d(off)}$	-	108	-		
Fall time	t_f	-	36	-		
Total gate charge	Q_g	-	20.6	-	nC	$V_{GS} = 10V, V_{DS} = 520V, I_D = 10.6A$
Gate – source charge	Q_{gs}	-	5.3	-		
Gate – drain charge	Q_{gd}	-	7.5	-		
Gate resistance	R_G	-	19	-	Ω	$V_{GS} = 0V, f = 1.0MHz$

3) $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

■ Reverse Diode Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Continuous diode forward current	I_S	-	-	11.6	A	
Diode forward voltage	V_{SD}	-	-	1.4	V	$I_S = 10.6\text{A}$, $V_{GS} = 0\text{V}$
Reverse recovery time	t_{rr}	-	324	-	ns	$I_S = 10.6\text{A}$ $di/dt = 100\text{A/us}$ $V_{DD} = 100\text{V}$
Reverse recovery charge	Q_{rr}	-	3.8	-	μC	
Reverse recovery current	I_{rrm}	-	23.2	-	A	

■ Characteristic Graph

Fig.1 Output characteristics.




Fig.2 Drain-source on-state resistance vs. drain current




Fig.3 Drain-source on-state resistance (normalized)




Fig.4 Drain-source breakdown voltage (normalized)




Fig.5 Transfer Characteristics




Fig.6 Forward characteristics of reverse diode




Fig.7 Gate charge




Fig.8 Capacitance




Fig.9 $V_{GS(th)}$ variation vs. Temperature (Normalized)




Fig.10 Maximum drain current vs. Case temperature




Fig.11 Power dissipation




Fig.12 Output capacitance stored energy




Fig.13 Transient thermal impedance





Fig.14 Safe operating area



■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform

■ Physical Dimension

3 Leads, DFN8x8-3L



Dimensions In Millimeterer			
Symbol	MIN	TYP	MAX
A	7.90	8.00	8.10
B	7.90	8.00	8.10
C	0.95	1.00	1.05
L	6.90	7.00	7.10
L1	4.08	4.18	4.28
L2	4.70	4.75	4.80
L3	2.20	2.25	2.30
L4	0.700	0.775	0.850
L5	2.50	-	-
k	0.00	-	0.05