

# SI65R210QS2

## 650V 0.21 $\Omega$ N-channel MOSFET


### Description

SI65R210QS2 is power MOSFET using magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

### Key Parameters

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	700	V
$R_{DS(on),max}$	0.21	$\Omega$
$V_{TH,typ}$	3	V
$I_D$	19	A
$Q_{g,typ}$	53	nC

### Package & Internal Circuit



### Features

- Low Power Loss by High Speed Switching and Low On-Resistance
- 100% Avalanche Tested
- Green Package – Pb Free Plating, Halogen Free

### Applications

- PFC Power Supply Stages
- Switching Applications
- Adapter
- Motor Control
- DC – DC Converters

### Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
SI65R210QS2	SI65R210	-55 ~ 150 $^{\circ}$ C	DFN8x8-3L	3000	Compliant

# ■ Absolute Maximum Rating ( $T_c=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	$V_{DSS}$	650	V	
Gate – Source voltage	$V_{GSS}$	$\pm 30$	V	
Continuous drain current	$I_D$	19	A	$T_c=25^{\circ}\text{C}$
		12.7	A	$T_c=100^{\circ}\text{C}$
Pulsed drain current <sup>(1)</sup>	$I_{DM}$	58	A	
Power dissipation	$P_D$	34	W	
Single - pulse avalanche energy	$E_{AS}$	485	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness	dv/dt	15	V/ns	
Storage temperature	$T_{stg}$	-55 ~150	$^{\circ}\text{C}$	
Maximum operating junction temperature	$T_j$	150	$^{\circ}\text{C}$	

1) Pulse width  $t_p$  limited by  $T_{j,max}$

2)  $I_{SD} \leq I_D$ ,  $V_{DS\ peak} \leq V_{(BR)DSS}$

# ■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	$R_{thjc}$	3.7	$^{\circ}\text{C/W}$
Thermal resistance, junction-ambient max	$R_{thja}$	62.5	$^{\circ}\text{C/W}$

### ■ Static Characteristics ( $T_c=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	$V_{(BR)DSS}$	650	-	-	V	$V_{GS} = 0V, I_D=0.25mA$
Gate Threshold Voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS} = V_{GS}, I_D=0.25mA$
Zero Gate Voltage Drain Current	$I_{DSS}$	-	-	1	$\mu A$	$V_{DS} = 700V, V_{GS} = 0V$
Gate Leakage Current	$I_{GSS}$	-	-	100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$
Drain-Source On State Resistance	$R_{DS(ON)}$	-	0.19	0.21	$\Omega$	$V_{GS} = 10V, I_D = 7.3 A$

### ■ Dynamic Characteristics ( $T_c=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Capacitance	$C_{iss}$	-	1860	-	pF	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz$
Output Capacitance	$C_{oss}$	-	1425	-		
Reverse Transfer Capacitance	$C_{rss}$	-	76	-		
Effective Output Capacitance Energy Related <sup>(3)</sup>	$C_{o(er)}$	-	39	-		$V_{DS} = 0V \text{ to } 560V, V_{GS} = 0V, f = 1.0MHz$
Turn On Delay Time	$t_{d(on)}$	-	40	-	ns	$V_{GS} = 10V, R_G = 25\Omega, V_{DS} = 350V, I_D = 20 A$
Rise Time	$t_r$	-	75	-		
Turn Off Delay Time	$t_{d(off)}$	-	172	-		
Fall Time	$t_f$	-	54	-		
Total Gate Charge	$Q_g$	-	53	-	nC	$V_{GS} = 10V, V_{DS} = 560V, I_D = 20 A$
Gate – Source Charge	$Q_{gs}$	-	13	-		
Gate – Drain Charge	$Q_{gd}$	-	20	-		
Gate Resistance	$R_G$	-	3.0	-	$\Omega$	$V_{GS} = 0V, f = 1.0MHz$

3)  $C_{o(er)}$  is a capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0V to 80%  $V_{(BR)DSS}$

■ Reverse Diode Characteristics ( $T_c=25^{\circ}\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Continuous Diode Forward Current	$I_{SD}$	-	-	20	A	
Diode Forward Voltage	$V_{SD}$	-	-	1.4	V	$I_{SD} = 20\text{ A}$ , $V_{GS} = 0\text{ V}$
Reverse Recovery Time	$t_{rr}$	-	524	-	ns	$I_{SD} = 20\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 100\text{ V}$
Reverse Recovery Charge	$Q_{rr}$	-	9.4	-	$\mu\text{C}$	
Reverse Recovery Current	$I_{rrm}$	-	35.7	-	A	

## ■ Characteristic Graph

Fig.1 On-Region Characteristics.




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 On-Resistance Variation with Temperature (Normalized)




Fig.4 Breakdown Voltage Variation vs. Temperature (Normalized)




Fig.5 Transfer Characteristics




Fig.6 Body Diode Forward Voltage Variation with Source Current and Temperature




Fig.7 Gate Charge Characteristics




Fig.8 Capacitance Characteristics




Fig.9  $V_{GS(th)}$  Variation with Temperature (Normalized)


Fig.10 Maximum Drain Current vs. Case Temperature




Fig.11 Single Pulse Maximum Power Dissipation




Fig.12 Output Capacitance Stored Energy




Fig.13 Transient Thermal Response Curve





Fig.14 Maximum Safe Operating Area



## ■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-1. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform

## ■ Physical Dimension

### 3 Leads, DFN8x8-3L



Dimensions In Millimeterer			
Symbol	MIN	TYP	MAX
A	7.90	8.00	8.10
B	7.90	8.00	8.10
C	0.95	1.00	1.05
L	6.90	7.00	7.10
L1	4.08	4.18	4.28
L2	4.70	4.75	4.80
L3	2.20	2.25	2.30
L4	0.700	0.775	0.850
L5	2.50	-	-
k	0.00	-	0.05